

ABSTRACT OF THE DISCLOSURE

A multi-level memory array is described employing rail-stacks. The rail-stacks include a conductor and semiconductor layers. The rail-stacks are generally separated by an insulating layer used to form antifuses. In one
5 embodiment, one-half the diode is located in one rail-stack and the other half in the other rail-stack.